











TUSB4041I-Q1

SLLSEK4B-JULY 2015-REVISED JANUARY 2016

## TUSB4041I-Q1 Four-Port USB 2.0 Hub

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results
  - Device Temperature Grade 3: -40°C to 85°C Ambient Operating Temperature
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C5
- Four Port USB 2.0 Hub
- USB 2.0 Hub Features
  - Multi Transaction Translator (MTT) Hub: Four **Transaction Translators**
  - Four Asynchronous Endpoint Buffers per Transaction Translator
- Supports USB Battery Charging
  - CDP Mode (Upstream Port Connected)
  - DCP Mode (Upstream Port Unconnected)
  - DCP Mode Complies With Chinese Telecommunications Industry Standard YD/T 1591-2009
  - Supports D+ and D- Divider Mode
- Per Port or Ganged Power Switching and **Overcurrent Notification Inputs**
- OTP ROM, Serial EEPROM or I<sup>2</sup>C and SMBus Slave Interface for Custom Configurations:
  - $V_{ID}$  and  $P_{ID}$
  - Customizable Ports
  - Manufacturer and Product Strings (not by OTP ROM)
  - Serial Number (not by OTP ROM)
- Application Feature Selection Using Pin Selection or EEPROM, I<sup>2</sup>C, or SMBus Slave Interface
- Provides 128-Bit Universally Unique Identifier (UUID)
- Supports On-Board and In-System OTP and EEPROM Programming Through the USB 2.0 **Upstream Port**
- Single Clock Input, 24-MHz Crystal or Oscillator
- DM/DP Polarity Swap
- Type C Compatible
- No Special Driver Requirements; Works

Seamlessly on any Operating System With USB Stack Support

64-Pin HTQFP Package (PAP)

### **Applications**

- Automotive
- Computer Systems
- **Docking Stations**
- Monitors
- **Set-Top Boxes**


### 3 Description

The TUSB4041I-Q1 device is a four-port USB 2.0 hub. The device provides USB high-speed or fullspeed connections on the upstream port. The device also provides USB high-speed, full-speed, or lowspeed connections on the downstream ports. When the upstream port is connected to an electrical environment that only supports high-speed, fullspeed, and low-speed connections, the USB highspeed, full-speed and low-speed connectivity is enabled on the downstream ports. When the upstream port is connected to an electrical environment that only supports full-speed or lowspeed connections, the USB high-speed connectivity are disabled on the downstream ports.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB4041I-Q1	HTQFP (64)	10.00 mm × 10.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.





## **Table of Contents**

1	Features 1		8.5 Register Maps	15
2	Applications 1	9	Application and Implementation	27
3	Description 1		9.1 Application Information	27
4	Revision History2		9.2 Typical Application	<mark>27</mark>
5	Description (continued)3	10	Power Supply Recommendations	34
6	Pin Configuration and Functions 4		10.1 TUSB4041I-Q1 Power Supply	34
7	Specifications8		10.2 Downstream Port Power	34
•	7.1 Absolute Maximum Ratings 8		10.3 Ground	34
	7.2 ESD Ratings 8	11	Layout	35
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	7.4 Thermal Information		11.2 Layout Example	36
	7.5 3.3-V I/O Electrical Characteristics	12	Device and Documentation Support	37
	7.6 Power-Up Timing Requirements		12.1 Documentation Support	37
	7.7 Hub Input Supply Current		12.2 Community Resource	37
8	Detailed Description11		12.3 Trademarks	37
٠	8.1 Overview		12.4 Electrostatic Discharge Caution	37
	8.2 Functional Block Diagram		12.5 Glossary	37
	8.3 Feature Description	13	Mechanical, Packaging, and Orderable	07
	8.4 Device Functional Modes		Information	37

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2015) to Revision B	Page
Changed the configuration of the PWRCTL_POL pin (R17) in the Clock, Reset, and Miscellaneous	section 32
Changes from Original (July 2015) to Revision A	Page
Changed pin number for USB_DP_DN1 and USB_DP_DN2 in the <i>Pin Functions</i> table	6

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



### 5 Description (continued)

The TUSB4041I-Q1 device supports per-port or ganged power switching and overcurrent protection. The device also supports battery charging applications.

An individually port-power-controlled hub switches power on or off to each downstream port as requested by the USB host. Also when an individually port-power-controlled hub senses an overcurrent event, only power to the affected downstream port is switched off.

A ganged hub switches on power to all of the downstream ports when power is required to be on for any port. The power to the downstream ports is not switched off unless all ports are in a state that allows power to be removed. Also, when a ganged hub senses an overcurrent event, power to all downstream ports are switched off.


The TUSB4041I-Q1 device downstream ports provide support for battery charging applications by providing USB battery charging downstream-port (CDP) handshaking support. The device also supports a dedicated charging-port (DCP) mode when the upstream port is not connected. The DCP mode is compliant with the USB battery charging specification and Chinese Telecommunications Industry Standard YD/T 1591-2009. Also, an automatic mode provides transparent support for BC devices and devices supporting divider-mode charging solutions when the upstream port unconnected.

The TUSB4041I-Q1 device provides pin-strap configuration for some features including battery charging support, and also provides customization though OTP ROM,  $I^2C$  EEPROM, or through an  $I^2C$  and SMBus slave interface for  $P_{ID}$ ,  $V_{ID}$ , and custom port and phy configurations. Custom string support is also available when using an  $I^2C$  EEPROM or the  $I^2C$  and SMBus slave interface.

The device is available in a 64-pin PAP package and is offered in a industrial version for operation over the temperature range of -40°C to 85°C.



### 6 Pin Configuration and Functions



NC = No internal connection

#### **Pin Functions**

PIN		I/O <sup>(1)</sup>	TYPF(1)	DESCRIPTION	
NAME	NO.	1/0(1)	ITPE	DESCRIPTION	
CLOCK AND RESET S	SIGNALS		•		
GRSTz	18	ı	PU	Global power reset. This reset brings all of the TUSB4041I-Q1 device internal registers to the default state. When the GRSTz pin is asserted, the device is completely nonfunctional.	
XI	30	I	_	Crystal input. This pin is the crystal input for the internal oscillator. The input may alternately be driven by the output of an external oscillator. When using a crystal, a 1- $\mbox{M}\Omega$ feedback resistor is required between the XI and XO pins.	

(1) I = Input, O = Output, I/O = Input/output, PU = Internal pullup resistor, PD = Internal pulldown resistor, and PWR = Power signal

Product Folder Links: TUSB4041I-Q1

Copyright © 2015–2016, Texas Instruments Incorporated



PIN (5) (5)						
NAME	NO.	I/O <sup>(1)</sup>	TYPE <sup>(1)</sup>	DESCRIPTION		
хо	29	0	_	Crystal output. This pin is the crystal output for the internal oscillator. If the XI pin is driven by an external oscillator, this pin may be left unconnected. When using a crystal, a 1-M $\Omega$ feedback resistor is required between the XI and XO pins.		
USB UPSTREAM SIG	NALS		T			
USB_DM_UP	22	I/O	_	USB high-speed differential transceiver (negative)		
USB_DP_UP	21	I/O	_	USB high-speed differential transceiver (positive)		
USB_R1	32	I	_	Precision resistor reference. Connect a 9.53-k $\Omega$ ±1% resistor between the USB_R1 pin and ground.		
USB_VBUS	16	I	_	USB upstream port power monitor. The VBUS detection requires a voltage divider. The signal USB_VBUS must be connected to VBUS through a 90.9-k $\Omega$ ±1% resistor and to ground through a 10-k $\Omega$ ±1% resistor from the signal to ground.		
USB DOWNSTREAM	SIGNALS					
				USB port 1 overcurrent detection. This pin is used to connect the overcurrent output of the downstream port power switch for port 1.		
				0 = An overcurrent event occurred.		
OVERCUR1z	14	I	PU	1 = An overcurrent event has not occurred.		
				This pin can be left unconnected if power management is not implemented. If power management is enabled, the necessary external circuitry should be determined by the power switch.		
				USB port 2 overcurrent detection. This pin is used to connect the overcurrent output of the downstream port power switch for port 2.		
				0 = An overcurrent event occurred.		
OVERCUR2z	15 I		PU	1 = An overcurrent event has not occurred.		
				If power management is not implemented, leave this pin unconnected. If power management is enabled, the necessary external circuitry should be determined by the power switch.		
				USB port 3 overcurrent detection. This pin is used to connect the overcurrent output of the downstream port power switch for port 3.		
				0 = An overcurrent event occurred.		
OVERCUR3z	12	I	PU	1 = An overcurrent event has not occurred.		
				This pin can be left unconnected if power management is not implemented. If power management is enabled, the necessary external circuitry should be determined by the power switch.		
				USB port 4 overcurrent detection. This pin is used to connect the overcurrent output of the downstream port power switch for port 4.		
				0 = An overcurrent event occurred.		
OVERCUR4z	11	I	PU	1 = An overcurrent event has not occurred.		
				This pin can be left unconnected if power management is not implemented. If power management is enabled, the necessary external circuitry should be determined by the power switch.		
				USB port 1 power-on control for downstream power and battery charging enable. The pin is used for control of the downstream power switch for port 1.		
PWRCTL1/BATEN1	4	I/O	PD	The value of the pin is sampled at the deassertion of reset to determine the value of the battery charging support for port 1 as indicated in the <i>Battery Charging Support Register</i> .		
				0 = Battery charging not supported		
				1 = Battery charging supported		
				USB port 2 power-on control for downstream power and battery charging enable. The pin is used for control of the downstream power switch for port 2.		
PWRCTL2/BATEN2	3	I/O	PD	The value of the pin is sampled at the deassertion of reset to determine the value of the battery charging support for Port 2 as indicated in the <i>Battery Charging Support Register</i> .		
				0 = Battery charging not supported		
				1 = Battery charging supported		

Copyright © 2015–2016, Texas Instruments Incorporated

Submit Documentation Feedback



DIN	Pin Functions (continued)							
PIN	No	I/O <sup>(1)</sup>	TYPE <sup>(1)</sup>	DESCRIPTION				
NAME	NO.			UOD and O any and a local feed and a second a local feed and a				
				USB port 3 power-on control for downstream power and battery charging enable. The pin is used for control of the downstream power switch for port 3.				
PWRCTL3/BATEN3	1	I/O	PD	The value of the pin is sampled at the deassertion of reset to determine the value of the battery charging support for Port 3 as indicated in the <i>Battery Charging Support Register</i> .				
			0 = Battery charging not supported					
				1 = Battery charging supported				
				USB port 4 power-on control for downstream power and battery charging enable. The pin is used for control of the downstream power switch for port 4.				
PWRCTL4/BATEN4	64	I/O	PD	The value of the pin is sampled at the deassertion of reset to determine the value of the battery charging support for Port 4 as indicated in the <i>Battery Charging Support Register</i> .				
				0 = Battery charging not supported				
				1 = Battery charging supported				
USB_DM_DN1	34							
USB_DM_DN2 42		I/O	_	USB high-speed differential transceiver (negative)				
USB_DM_DN3	50	1/0	_	COD mgn speed differential transceiver (negative)				
USB_DM_DN4	57							
USB_DP_DN1	33							
	41	I/O	_	USB high-speed differential transceiver (positive)				
USB_DP_DN3	49	.,,		Thigh speed differential transcentor (positive)				
USB_DP_DN4	USB_DP_DN4 56							
I <sup>2</sup> C AND SMBus SIGN	ALS							
				I <sup>2</sup> C clock/SMBus clock. The function of this pin depends on the setting of the SMBUSz input.				
SCL/SMBCLK	6	I/O	PD	When SMBUSz = 1, this pin functions as the serial clock interface for an $I^2C$ EEPROM.				
				When SMBUSz = 0, this pin functions as the serial clock interface for an SMBus host.				
				This pin can be left unconnected if external interface not implemented.				
				I <sup>2</sup> C data/SMBus data. The function of this pin depends on the setting of the SMBUSz input.				
SDA/SMBDAT	5	I/O	PD	When SMBUSz = 1, this pin functions as the serial data interface for an $I^2C$ EEPROM.				
				When SMBUSz = 0, this pin functions as the serial data interface for an SMBus host.				
				This pin can be left unconnected if the external interface is not implemented.				
				I <sup>2</sup> C/SMBus mode select. The value of the pin is sampled at the deassertion of reset set I <sup>2</sup> C or SMBus mode as follows:				
				$1 = I^2C$ mode selected				
SMBUSz	7	I/O	PU	0 = SMBus mode selected				
SIVIDOOZ	SMBUSZ / I/		10	This pin can be left unconnected if the external interface is not implemented.				
				After reset, this signal is driven low by the TUSB4041I-Q1. Because of this behavior, TI recommends not to tie directly to supply, but instead pull up or pull down using external resistor.				

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



PIN		(1)	<b>-</b> 1/2 - (1)			
NAME	NO.	I/O <sup>(1)</sup>	TYPE <sup>(1)</sup>	DESCRIPTION		
TEST AND MISCELLA	NEOUS S	SIGNALS	5			
				Automatic charge mode enable/HS suspend status		
				The value of the pin is sampled at the deassertion of reset to determine if automatic mode is enabled as follows:		
AUTOENz/	13	I/O	PU	0 = Automatic mode is enabled on ports that are enabled for battery charging when the hub is unconnected. Note that CDP is not supported on port 1 when operating in automatic mode.		
HS_SUSPEND	13	1/0	PU	1 = Automatic mode is disabled.		
				This value is also used to set the autoEnz bit in the <i>Battery Charging Support Register</i> .		
				After reset, this signal indicates the high-speed USB Suspend status of the upstream port if enabled through the <i>Additional Feature Configuration Register</i> . When enabled, a value of 1 indicates the connection is suspended.		
				Full power management enable/SMBus address bit 1		
				The value of the pin is sampled at the deassertion of reset to set the power switch control follows:		
				0 = Power switching and overcurrent inputs supported		
				1 = Power switching and overcurrent inputs not supported		
FULLPWRMGMTz/				Full power management is the ability to control power to the downstream ports of the TUSB4041I-Q1 device using PWRCTL[4:1]/BATEN[4:1].		
SMBA1	8	I/O	PD	When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus slave address bit 1.		
				This pin can be left unconnected if full power management and SMBus are not implemented.		
				After reset, this signal is driven low by the TUSB4041I-Q1. Because of this behavior, TI recommends not to tie directly to supply, but instead pull up or pull down using an external resistor.		
				Note: Power switching must be supported for battery charging applications.		
				Ganged operation enable/SMBus address bit 2/HS connection status upstream port		
				The value of the pin is sampled at the deassertion of reset to set the power switch and overcurrent detection mode as follows:		
				0 = Individual power control supported when power switching is enabled		
0.110=0.010.10.10.1				1 = Power control gangs supported when power switching is enabled		
GANGED/SMBA2/ HS_UP	10	I/O	PD	When SMBus mode is enabled using SMBUSz, this pin sets the value of the SMBus slave address bit 2.		
						After reset, this signal indicates the high-speed USB connection status of the upstream port if enabled through the <i>Additional Feature Configuration Register</i> . When enabled, a value of 1 indicates the upstream port is connected to a high-speed USB capable port.
				Note: Individual power control must be enabled for battery charging applications.		
				Power control polarity.		
PWRCTL_POL	9	I/O	PU	The value of the pin is sampled at the deassertion of reset to set the polarity of PWRCTL[4:1].		
				0 = PWRCTL polarity is active low		
				1 = PWRCTL polarity is active high		
RSVD	23, 24, 26, 27, 35, 36, 38, 39, 43, 44, 46, 47, 51, 52, 54, 55, 58, 59,	I/O		Reserved. For internal use only and leave unconnected on the PCB.		
	61, 62					

Copyright © 2015–2016, Texas Instruments Incorporated

Submit Documentation Feedback



PIN		I/O <sup>(1)</sup>	TYPE <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	Š	ITPE''	DESCRIPTION		
TEST	17	1	PD	This pin is reserved for factory test.		
POWER AND GROUN	D SIGNAI	_S				
NC	28			No connection, leave floating		
NC	40			No connection, leave noating		
	19					
	25	_	PWR	1.1-V power rail		
	37					
$V_{DD}$	45					
	53					
	60					
	63					
	2					
V	20		PWR	3.3-V power rail		
V <sub>DD33</sub>	31	_	PVVR	J.J-V power rail		
	48					
Thermal Pad		_	_	Ground. The thermal pad must be connected to ground.		

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
Cumply voltage	V <sub>DD</sub> steady-state supply voltage	-0.3	1.4	V
Supply voltage	V <sub>DD33</sub> steady-state supply voltage	-0.3	3.8	V
Voltage	USB_VBUS pin	-0.3	1.4	V
	XI pins	-0.3	2.45	V
	All other pins	-0.3	3.8	V
Storage temperature	, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed as Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated as Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
v (ESD)		Charged-device model (CDM), per AEC Q100-011	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>DD</sub> <sup>(1)</sup>	1.1-V supply voltage	0.99	1.1	1.26	٧
$V_{DD33}$	3.3-V supply voltage	3	3.3	3.6	<b>V</b>
V <sub>(USB_VBUS)</sub>	Voltage at USB_VBUS pin	0		1.155	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C
T <sub>J</sub>	Operating junction temperature	-40		105	°C

<sup>(1)</sup> A 1.05-V, 1.1-V, or 1.2-V supply may be used as long as minimum and maximum supply conditions are met.

#### 7.4 Thermal Information

		TUSB4041I-Q1	
	THERMAL METRIC <sup>(1)</sup>	PAP (HTQFP)	UNIT
		64 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	11.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 7.5 3.3-V I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	OPERATION	TEST CONDITIONS	MIN	TYP MAX	UNIT
$V_{IH}$	High-level input voltage (1)	V <sub>DD33</sub>		2	$V_{DD33}$	V
.,	Low-level input voltage <sup>(1)</sup>	V	JTAG pins only	0	0.55	<b>\</b>
V <sub>IL</sub>	Low-level input voltage	V <sub>DD33</sub>	Other pins	0	0.8	V
VI	Input voltage			0	$V_{DD33}$	V
Vo	Output voltage (2)			0	$V_{DD33}$	V
t <sub>t</sub>	Input transition time (t <sub>r</sub> and t <sub>f</sub> )			0	25	ns
V <sub>hys</sub>	Input hysteresis (3)				0.13 x V <sub>DD33</sub>	V
$V_{OH}$	High-level output voltage	V <sub>DD33</sub>	$I_{OH} = -4 \text{ mA}$	2.4		V
$V_{OL}$	Low-level output voltage	V <sub>DD33</sub>	I <sub>OL</sub> = 4 mA		0.4	V
l <sub>OZ</sub>	High-impedance, output current (2)	V <sub>DD33</sub>	$V_I = 0$ to $V_{DD33}$		±20	μΑ
I <sub>OZ(P)</sub>	High-impedance, output current with internal pullup or pulldown resistor (4)	V <sub>DD33</sub>	$V_I = 0$ to $V_{DD33}$		±250	μA
I <sub>I</sub>	Input current <sup>(5)</sup>	V <sub>DD33</sub>	$V_I = 0$ to $V_{DD33}$		±15	μA

<sup>(1)</sup> Applies to external inputs and bidirectional buffers.

<sup>(2)</sup> Applies to external outputs and bidirectional buffers.

<sup>(3)</sup> Applies to GRSTz.

<sup>(4)</sup> Applies to pins with internal pull-ups and pull-downs.

<sup>(5)</sup> Applies to external input buffers.



### 7.6 Power-Up Timing Requirements

		MIN	NOM	MAX	UNIT
t <sub>d1</sub>	VDD33 stable before VDD stable <sup>(1)</sup>	See (2)			ms
t <sub>d2</sub>	VDD and VDD33 stable before deassertion of GRSTz	3			ms
t <sub>su_io</sub>	Setup for MISC inputs (3) sampled at the deassertion of GRSTz	0.1			μs
t <sub>hd_io</sub>	Hold for MISC inputs <sup>(3)</sup> sampled at the deassertion of GRSTz	0.1			μs
t <sub>VDD33_RAMP</sub>	VDD33 supply ramp requirements	0.2		100	ms
t <sub>VDD_RAMP</sub>	VDD supply ramp requirements	0.2		100	ms

- (1) An active reset is required if the VDD33 supply is stable before the VDD11 supply. This active Reset shall meet the 3ms power-up delay
- counting from both power supplies being stable to the de-assertion of GRSTz.

  The VDD33 and VDD have no power-on relationship unless GRSTz is only connected to a capacitor to GND. Then VDD must be stable minimum of 10 µs before the VDD33.
- (3) MISC pins sampled at de-assertion of GRSTz: FULLPWRMGMTz, GANGED, PWRCTL\_POL, SMBUSz, BATEN[4:1], and AUTOENz.




Figure 1. Power-Up Timing Requirements

### 7.7 Hub Input Supply Current

Typical values measured at T<sub>A</sub> = 25°C

PARAMETER	V <sub>DD33</sub> 3.3 V	V <sub>DD</sub> 1.1 V	UNIT
LOW POWER MODES			
Power on (after reset)	2.3	28	mA
Upstream disconnect	2.3	28	mA
Suspend	2.5	33	mA
ACTIVE MODES (US STATE AND DS STATE)			
2.0 host / 1 HS device	45	63	mA
2.0 host / 4 HS devices	76	86	mA




### 8 Detailed Description

#### 8.1 Overview

The TUSB4041I-Q1 device is a four-port USB 2.0 hub. The device provides USB high-speed and full-speed connections on the upstream port and provides USB high-speed, full-speed, or low-speed connections on the downstream ports. When the upstream port is connected to an electrical environment that only supports high-speed connections. USB high-speed connectivity is enabled on the downstream ports. When the upstream port is connected to an electrical environment that only supports full-speed and low-speed connections. USB high-speed connectivity is disabled on the downstream ports.

#### 8.2 Functional Block Diagram



Copyright © 2015–2016, Texas Instruments Incorporated

Submit Documentation Feedback

#### 8.3 Feature Description

#### 8.3.1 Battery Charging Features

The TUSB4041I-Q1 device provides support for USB battery charging. Battery charging support may be enabled on a per port basis through the REG\_6h(batEn[3:0]).

Battery charging support includes both CDP and DCP modes. The DCP mode is compliant with the Chinese Telecommunications Industry Standard YD/T 1591-2009.

In addition to standard DCP mode, the TUSB4041I-Q1 device provides a mode (AUTOMODE), which automatically provides support for DCP devices and devices that support custom charging indication. When in AUTOMODE, the port automatically switches between a divider mode and the DCP mode depending on the portable device connected. The divided mode places a fixed DC voltage on the ports DP and DM signals, which allows some devices to identify the capabilities of the charger. The default divider mode indicates support for up to 10 W. The divider mode can be configured to report a legacy current setting (up to 5 W) through REG\_Ah(HiCurAcpModeEn).

The battery charging mode for each port is dependent on the state of Reg\_6h(batEn[n]), the status of the VBUS input, and the state of REG\_Ah(autoModeEnz) upstream port as identified in Table 1.

BC MODE PORT X batEn[n] **VBUS** autoModeEnz (x=n+1)0 Don't care Don't Care Don't care 0 Automode (1)(2) <4 V  $DCP^{(3)(4)}$ 1 1 CDP(3) >4 V Don't care

Table 1. TUSB4041I-Q1 Battery Charging Modes

- (1) Auto-mode automatically selects divider-mode or DCP mode.
- (2) Divider mode can be configured for legacy current mode through register settings.
- (3) Attached USB device is USB battery-charging specification revision 1.2 compliant
- (4) Chinese Telecommunications Industry Standard YD/T 1591-2009

#### 8.3.2 USB Power Management

The TUSB4041I-Q1 device can be configured for power-switched applications using either per-port or ganged power-enable controls and overcurrent status inputs.

Power switch support is enabled by REG\_5h(fullPwrMgmtz), and the per-port or ganged mode is configured by REG\_5h(ganged).

The TUSB4041I-Q1 device supports both active-high and active-low power-enable controls. The PWRCTL[4:1] polarity is configured by REG\_Ah(pwrctlPol).

#### 8.3.3 One-Time Programmable Configuration

The TUSB4041I-Q1 device allows device configuration through one-time programmable (OTP) non-volatile memory. The programming of the OTP is supported using vendor-defined USB device requests. Contact TI for details using the OTP features

Table 2 lists features that can be configured using the OTP.

**Table 2. OTP Configurable Features** 

CONFIGURATION REGISTER OFFSET	BIT FIELD	DESCRIPTION
REG_01h	[7:0]	Vendor ID LSB
REG_02h	[7:0]	Vendor ID MSB
REG_03h	[7:0]	Product ID LSB
REG_04h	[7:0]	Product ID MSB
REG_07h	[0]	Port-removable configuration for downstream ports 1. OTP configuration is inverse of rmbl[3:0], that is 1 = not removable, 0 = removable.



Table 2. OTP Configurable Features (continued)	Table 2.	OTP	Configurable	Features (	(continued)
--	----------	-----	--------------	------------	-------------

CONFIGURATION REGISTER OFFSET	BIT FIELD	DESCRIPTION
REG_07h	[1]	Port-removable configuration for downstream ports 2. OTP configuration is inverse of rmbl[3:0], that is 1 = not removable, 0 = removable.
REG_07h	[2]	Port-removable configuration for downstream ports 3. OTP configuration is inverse of rmbl[3:0], that is 1 = not removable, 0 = removable.
REG_07h	[3]	Port-removable configuration for downstream ports 4. OTP configuration is inverse of rmbl[3:0], that is 1 = not removable, 0 = removable.
REG_0Ah	[3]	Enable device attach detection
REG_0Ah	[4]	High-current divider mode enable
REG_0Bh	[0]	USB 2.0 port polarity configuration for downstream ports 1
REG_0Bh	[1]	USB 2.0 port polarity configuration for downstream ports 2
REG_0Bh	[2]	USB 2.0 port polarity configuration for downstream ports 3
REG_0Bh	[3]	USB 2.0 port polarity configuration for downstream ports 4
REG_F0h	[3:1]	USB power switch power-on delay

#### 8.3.4 Clock Generation

The TUSB4041I-Q1 device accepts a crystal input to drive an internal oscillator or an external clock source. If a clock is provided to the XI pin instead of a crystal, the XO pin is left open. Otherwise, if a crystal is used, the connection must follow these guidelines. Because the XI and XO pins are coupled to other leads and supplies on the PCB, keep traces as short as possible and away from any switching leads. Minimize the capacitance between the XI and XO pins by shielding C1 and C2 with the clean ground lines.




Figure 2. TUSB4041I-Q1 Clock

#### 8.3.5 Crystal Requirements

The crystal must be fundamental mode with load capacitance of 12 to 24 pF and frequency stability rating of  $\pm 100$  PPM or better. To ensure proper startup oscillation condition, TI recommends a maximum crystal equivalent series resistance (ESR) of 50  $\Omega$ . If a crystal source is used, use a parallel load capacitor. The exact load capacitance value used depends on the crystal vendor. Refer to application note Selection and Specification for Crystals for Texas Instruments USB 2.0 Devices (SLLA122) for details on how to determine the load capacitance value.

#### 8.3.6 Input Clock Requirements

When using an external clock source such as an oscillator, the reference clock should have a frequency stability of ±100 PPM or better and have less than 50-ps absolute peak-to-peak jitter. Tie XI to the 1.8-V clock source, and leave XO floating.

Submit Documentation Feedback



#### 8.3.7 Power-Up and Reset

The TUSB4041I-Q1 device does not have specific power-sequencing requirements with respect to the core power ( $V_{DD}$ ) or I/O and analog power ( $V_{DD33}$ ). The core power ( $V_{DD}$ ) or I/O power ( $V_{DD33}$ ) can be powered up for an indefinite period of time while the other is not powered up if all of the following constraints are met:

- Observe all maximum ratings and recommended operating conditions.
- Observe all warnings about exposure to maximum rated and recommended conditions, particularly junction temperature. These apply to power transitions and normal operation.
- Limit bus contention to 100 hours over the projected lifetime of the device while V<sub>DD33</sub> is powered-up.
- Do not exceed the ratings listed in the Absolute Maximum Ratings table for bus contention while V<sub>DD33</sub> is powered-down.

A supply bus is powered-up when the voltage is within the recommended operating range. A supply bus is powered-down when it is below that range, and either stable or in transition.

The device requires a minimum reset duration of 3 ms. This reset duration is defined as the time when the power supplies are in the recommended operating range to the deassertion of the GRSTz pin. Generate the reset pulse using a programmable-delay supervisory device or using an RC circuit.

#### 8.4 Device Functional Modes

#### 8.4.1 External Configuration Interface

The TUSB4041I-Q1 device supports a serial interface for configuration register access. The device can be configured by an attached I<sup>2</sup>C EEPROM or accessed as a slave by an SMBus-capable host controller. The external interface is enabled when both the SCL/SMBCLK and SDA/SMBDAT pins are pulled up to 3.3 V at the deassertion of reset. The mode, I<sup>2</sup>C master or SMBus slave, is determined by the state of SMBUSz pin at reset.

#### 8.4.2 I<sup>2</sup>C EEPROM Operation

The TUSB4041I-Q1 device supports a single-master, standard mode (100 kb/s) connection to a dedicated I<sup>2</sup>C EEPROM when the I<sup>2</sup>C interface mode is enabled. In I<sup>2</sup>C mode, the TUSB4041I-Q1 device reads the contents of the EEPROM at bus address 1010000b using 7-bit addressing starting at address 0.

If the value of the EEPROM contents at byte 00h equals 55h, the TUSB4041I-Q1 device loads the configuration registers according to the EEPROM map. If the first byte is not 55h, the TUSB4041I-Q1 device exits the I<sup>2</sup>C mode and continues execution with the default values in the configuration registers. The hub does not connect on the upstream port until the configuration is completed. If the hub detected an unprogrammed EEPROM (value other than 55h), the hub enters programming mode and a programming endpoint within the hub is enabled.

#### NOTE

The bytes located above offset Ah are optional. The requirement for data in those addresses is dependent on the options configured in the *Device Configuration Register* and *Device Configuration Register* 2.

For details on I<sup>2</sup>C operation, refer to the UM10204 I<sup>2</sup>C-bus Specification and User Manual.

#### 8.4.3 SMBus Slave Operation

When the SMBus interface mode is enabled, the TUSB4041I-Q1 device supports read block and write block protocols as a slave-only SMBus device.

The TUSB4041I-Q1 device slave address is 1000 1xyz, where:

- x is the state of GANGED/SMBA2/HS UP pin at reset
- y is the state of FULLPWRMGMTz/SMBA1 pin at reset
- z is the read-write (R/W) bit; 1 = read access, 0 = write access

If the TUSB4041I-Q1 device is addressed by a host using an unsupported protocol, the device does not respond. The TUSB4041I-Q1 device waits indefinitely for configuration by the SMBus host and does not connect on the upstream port until the SMBus host indicates configuration is complete by clearing the CFG\_ACTIVE bit.

For details on SMBus requirements, refer to the System Management Bus (SMBus) Specification.



### 8.5 Register Maps

### 8.5.1 Configuration Registers

The internal configuration registers are accessed on byte boundaries. The configuration register values are loaded with defaults, but can be overwritten when the TUSB4041I-Q1 device is in  $I^2C$  or SMBus mode.


Table 3. Memory Map

BYTE ADDRESS	CONTENTS	EEPROM CONFIGURABLE
00h	ROM Signature Register	No
01h	Vendor ID LSB	Yes
02h	Vendor ID MSB	Yes
03h	Product ID LSB	Yes
04h	Product ID MSB	Yes
05h	Device Configuration Register	Yes
06h	Battery Charging Support Register	Yes
07h	Device Removable Configuration Register	Yes
08h	Port Used Configuration Register	Yes
09h	Reserved	Yes, program to 00h
0Ah	Device Configuration Register 2	Yes
0Bh	USB 2.0 Port Polarity Control Register	Yes
0Ch to 0Fh	Reserved	No
10h to 1Fh	UUID Byte [15:0]	No
20h to 21h	LangID Byte [1:0]	Yes, if customStrings is set
22h	Serial Number String Length	Yes, if customSerNum is set
23h	Manufacturer String Length	Yes, if customStrings is set
24h	Product String Length	Yes, if customStrings is set
25h to 2Fh	Reserved	No
30h to 4Fh	Serial Number String Byte [31:0]	Yes, if customSerNum is set
50h to 8Fh	Manufacturer String Byte [63:0]	Yes, if customStrings is set
90h to CFh	Product String Byte [63:0]	Yes, if customStrings is set
D0 to DFh	Reserved	No
F0h	Additional Feature Configuration Register	Yes
F1 to F7h	Reserved	No
F8h	Device Status and Command Register	No
F9 to FFh	Reserved	No

### 8.5.2 ROM Signature Register

Offset = 0h

Figure 3. ROM Signature Register



**Table 4. ROM Signature Register Field Descriptions** 

Bit	Field	Туре	Reset	Description
7:0	romSignature	RW	0	ROM signature register  The TUSB4041I-Q1 device uses this register in I <sup>2</sup> C mode to validate whether the attached EEPROM has been programmed. The first byte of the EEPROM is compared to the mask 55h and if not a match, the TUSB4041I-Q1 device aborts the EEPROM load and executes with the register defaults.



#### 8.5.3 Vendor ID LSB Register

Offset = 1h, reset = 51h

### Figure 4. Vendor ID LSB Register

7	6	5	4	3	2	1	0
vendorldLsb[7]	vendorldLsb[6]	vendorldLsb[5]	vendorldLsb[4]		vendorldLsb[3:1]		vendorldLsb[0]
R/RW-0	R/RW-1	R/RW-0	R/RW-1		R/RW-0		R/RW-1


### Table 5. Vendor ID LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	vendorldLsb[7]	R/RW	0	Vendor ID LSB
6	vendorldLsb[6]	R/RW	1	Least significant byte of the unique vendor ID assigned by the USB-IF; the
5	vendorldLsb[5]	R/RW	0	default value of this register is 51h representing the LSB of the TI Vendor ID
4	vendorldLsb[4]	R/RW	1	0451h. The value may be overwritten to indicate a customer vendor ID.  This field is R/W unless the OTP ROM VID and OTP ROM PID values are non-
3:1	vendorldLsb[3:1]	R/RW	0	zero. If both values are non-zero, the value when reading this register will
0	vendorldLsb[0]	R/RW	1	reflect the OTP ROM value.

#### 8.5.4 Vendor ID MSB Register

Offset = 2h, reset = 04h

### Figure 5. Vendor ID MSB Register




#### Table 6. Vendor ID MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	vendorldMsb[7:3]	R/RW	0	Vendor ID MSB
2	vendorldMsb[2]	R/RW	1	Most significant byte of the unique vendor ID assigned by the USB-IF; the default
				value of this register is 04h representing the MSB of the TI Vendor ID 0451h. The value may be overwritten to indicate a customer vendor ID.
1:0	vendorldMsb[1:0]	R/RW	R/RW 0	This field is R/W unless the OTP ROM VID and OTP ROM PID values are non-zero. If both values are non-zero, the value when reading this register shall reflect the OTP ROM value.

#### 8.5.5 Product ID LSB Register

Offset = 3h, reset = 40h

#### Figure 6. Product ID LSB Register



### Table 7. Product ID LSB Register Field Descriptions


Bit	Field	Туре	Reset	Description
7	productIdLsb[7]	R/RW	0	Product ID LSB.
6	productIdLsb[6]	R/RW	1	The default value of this register is 40h representing the LSB of the product
5:0 productldLsb[5:0]	D/DW		ID assigned by TI. The value reported in the USB 2.0 device descriptor is the value of this register bit wise XORed with 00000010b. The value may be overwritten to indicate a customer product ID.	
	productIdLsb[5:0]	R/RW	0	This field is R/W unless the OTP ROM VID and OTP ROM PID values are non-zero. If both values are non-zero, the value when reading this register will reflect the OTP ROM value.



### 8.5.6 Product ID MSB Register

Offset = 4h, reset = 81h

### Figure 7. Product ID MSB Register



### **Table 8. Product ID MSB Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7	productIdMsb[7]	R/RW	1	Product ID MSB
6:1	productIdMsb[6:1]	R/RW	0	Most significant byte of the product ID assigned by TI; the default value of this
				register is 81h representing the MSB of the product ID assigned by TI. The value may be overwritten to indicate a customer product ID.
0	productIdMsb[0]	R/RW	1	This field is R/W unless the OTP ROM VID and OTP ROM PID values are non-zero. If both values are non-zero, the value when reading this register will reflect the OTP ROM value.

### 8.5.7 Device Configuration Register

Offset = 5h

### Figure 8. Device Configuration Register

7	6	5	4	3	2	1	0
customStrings	customSernum	RSVD	RSVD	ganged	fullPwrMgmtz	RSVD	RSVD
RW-0	RW-0	RW-0	R-1	RW-X	RW-X	RW-0	R-0

### **Table 9. Device Configuration Register Field Descriptions**

Bit	Field	Туре	Reset	Description
		RW	0	Custom strings enable  This bit controls the ability to write to the Manufacturer String Length, Manufacturer String, Product String Length, Product String, and Language ID registers
7	customStrings			0 = The Manufacturer String Length, Manufacturer String, Product String Length, Product String, and Language ID registers are read only.
				1 = The Manufacturer String Length, Manufacturer String, Product String Length, Product String, and Language ID registers may be loaded by EEPROM or written by SMBus. The default value of this bit is 0.
		RW	0	Custom serial number enable  This bit controls the ability to write to the serial number registers.
6	customSernum			0 = The Serial Number String Length and Serial Number String registers are read only.
				<ul> <li>1 = Serial Number String Length and Serial Number String registers may be loaded by EEPROM or written by SMBus.</li> <li>The default value of this bit is 0.</li> </ul>
5	RSVD	RW	0	Reserved.
4	RSVD	R	1	Reserved. This bit is reserved and returns 1 when read.




### **Table 9. Device Configuration Register Field Descriptions (continued)**

Bit	Field	Туре	Reset	Description
				Ganged This bit is loaded at the deassertion of reset with the value of the GANGED/SMBA2/HS_UP pin.
2		DW		0 = Each port is individually power switched and enabled by the PWRCTL[4:1]/BATEN[4:1] pins.
3	ganged	RW	Х	1 = The power switch control for all ports is ganged and enabled by the PWRCTL[4:1]/BATEN1 pin.
				When the TUSB4041I-Q1 device is in $I^2$ C mode, the TUSB4041I-Q1 device loads this bit from the contents of the EEPROM.
				When the TUSB4041I-Q1 device is in SMBUS mode, the value may be overwritten by an SMBus host.
				Full power management
				This bit is loaded at the deassertion of reset with the value of the FULLPWRMGMTz/SMBA1 pin.
	Call David Marra (	DW		0 = Port power switching status reporting is enabled
2	fullPwrMgmtz	RW	Χ	1 = Port power switching status reporting is disabled
				When the TUSB4041I-Q1 device is in $I^2$ C mode, the TUSB4041I-Q1 device loads this bit from the contents of the EEPROM.
				When the TUSB4041I-Q1 device is in SMBUS mode, the value may be overwritten by an SMBus host.
1	RSVD RW	RW	0	Reserved
'	NOVD	KVV	0	This field is reserved and should not be altered from the default.
0	RSVD	R	0	Reserved
				This field is reserved and returns 0 when read.

## 8.5.8 Battery Charging Support Register

Offset = 6h

### Figure 9. Battery Charging Support Register



### **Table 10. Battery Charging Support Register Field Descriptions**


Bit	Field	Туре	Reset	Description
7:4	RSVD	R	0	Reserved Read only, returns 0 when read.
			X	Battery Charger Support. The bits in this field indicate whether the downstream port implements the charging port features.
				0 = The port is not enabled for battery charging support features
				1 = The port is enabled for battery charging support features
3:0	batEn[3:0]	RW		Each bit corresponds directly to a downstream port, that is batEn0 corresponds to downstream port 1, and batEN1 corresponds to downstream port 2.
				The default value for these bits are loaded at the deassertion of reset with the value of PWRCTL/BATEN[3:0].
				When in $I^2\text{C/SMBus}$ mode the bits in this field may be overwritten by EEPROM contents or by an SMBus host.



### 8.5.9 Device Removable Configuration Register

Offset = 7h

### Figure 10. Device Removable Configuration Register




### Table 11. Device Removable Configuration Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	customRmbl	RW	0	Custom removable This bit controls the ability to write to the port removable bits.  0 = rmbl[3:0] are read only, and the values are loaded from the OTP ROM.  1 = rmbl[3:0] are R/W and can be loaded by EEPROM or written by SMBus. This bit may be written simultaneously with rmbl[3:0].
6:4	RSVD	R	0	Reserved Read only, returns 0 when read
3:0	rmbl[3:0]	RW	x	Removable The bits in this field indicate whether a device attached to downstream ports 4 through 1 are removable or permanently attached.  0 = The device attached to the port is not removable.  1 = The device attached to the port is removable.  Each bit corresponds directly to a downstream port n + 1, For example: rmbl0 corresponds to downstream port 1, rmbl1 corresponds to downstream port 2, and so on.  This field is read only unless the customRmbl bit is set to 1. Otherwise, the value of this field reflects the inverted values of the OTP ROM non_rmb[3:0] field.

### 8.5.10 Port Used Configuration Register

Offset = 8h

Figure 11. Port Used Configuration Register



### **Table 12. Port Used Configuration Register Field Descriptions**

Bit	Field	Туре	Reset	Description
7:4	RSVD	R	0	Reserved Read only
3:0	used[3:0]	RW	1	Used The bits in this field indicate whether a port is enabled.  0 = The port is disabled.  1 = The port is enabled.  Each bit corresponds directly to a downstream port. For example: used0 corresponds to downstream port 1, used1 corresponds to downstream port 2, and so on. All combinations are supported with the exception of both ports 1 and 3 marked as disabled.



## 8.5.11 Device Configuration Register 2

Offset = Ah

### Figure 12. Device Configuration Register 2

7	6	5	4	3	2	1	0
RSVD	customBCfeatu res	pwrctlPol	HiCurAcpMode En	cpdEN	RSVD	autoModeEnz	RSVD
R-0	RW-0	RW-X	R/RW-0	R/RW-0	RW-0	RW-X	R-0

### **Table 13. Device Configuration Register 2 Field Descriptions**

Bit	Field	Туре	Reset	Description
7	RSVD	R	0	Reserved Read only, returns 0 when read.
6	customBCfeatures	RW	0	Custom battery charging feature enable This bit controls the ability to write to the battery charging feature configuration controls.  0 = The HiCurAcpModeEn and cpdEN bits are read only and the values are loaded from the OTP ROM.  1 = The HiCurAcpModeEn and cpdEN, bits are R/W and can be loaded by EEPROM or written by SMBus from this register.  This bit may be written simultaneously with HiCurAcpModeEn and cpdEN.
5	pwrctlPol	RW	x	Power enable polarity This bit is loaded at the deassertion of reset with the value of the PWRCTL_POL pin.  0 = PWRCTL polarity is active low.  1 = PWRCTL polarity is active high.  When the TUSB4041I-Q1 device is in I <sup>2</sup> C mode, the TUSB4041I-Q1 device loads this bit from the contents of the EEPROM.  When the TUSB4041I-Q1 device is in SMBUS mode, the value may be overwritten by an SMBus host.
4	HiCurAcpModeEn	R/RW	0	High-current ACP mode enable  This bit enables the high-current tablet charging mode when the automatic battery charging mode is enabled for downstream ports.  0 = High-current divider mode disabled. Legacy current divider mode enabled.  1 = High-current divider mode enabled  This bit is read only unless the customBCfeatures bit is set to 1. If customBCfeatures is 0, the value of this bit reflects the value of the OTP ROM HiCurAcpModeEn bit.
3	cpdEN	RRW	0	Enable device attach detection  This bit enables device attach detection (such as a cell-phone detect) when auto mode is enabled.  0 = Device attach detect is disabled in auto mode.  1 = Device attach detect is enabled in auto mode.  This bit is read only unless the customBCfeatures bit is set to 1. If customBCfeatures is 0, the value of this bit reflects the value of the OTP ROM cpdEN bit.
2	RSVD	RW	0	Reserved



### Table 13. Device Configuration Register 2 Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1	autoModeEnz	RW	х	Automatic mode enable <sup>(1)</sup> This bit is loaded at the deassertion of reset with the value of the AUTOENz/HS_SUSPEND pin. The automatic mode only applies to downstream ports with battery charging enabled when the upstream port is not connected. Under these conditions:  0 = Automatic mode battery charging features are enabled.  1 = Automatic mode is disabled; only battery-charging DCP mode is supported.
0	RSVD	R	0	Reserved Read only, returns 0 when read.

<sup>(1)</sup> When the upstream port is connected, battery charging 1.2 CDP mode will be supported on all ports that are enabled for battery charging support regardless of the value of this bit, with the exception of port 1. CDP on port 1 is not supported when automatic mode is enabled.

### 8.5.12 USB 2.0 Port Polarity Control Register

Offset = Bh

### Figure 13. USB 2.0 Port Polarity Control Register

7	6	5	4	3	2	1	0
customPolarity	RS	VD	p4_usb2pol	p3_usb2pol	p2_usb2pol	p1_usb2pol	p0_usb2pol
RW-0	R-	-0	R/RW-0	R/RW-0	R/RW-0	R/RW-0	R/RW-0

### Table 14. USB 2.0 Port Polarity Control Register Field Descriptions

Bit	Field	Туре	Reset	Description
				Custom USB 2.0 polarity  This bit controls the ability to write the p[4:0]_usb2pol bits.  0 = The p[4:0] usb2pol bits are read only, and the values are loaded from the
7	customPolarity	RW	0	OTP ROM.
				1 = The p[4:0]_usb2pol bits are R/W and can be loaded by EEPROM or written by SMBus from this register.
				This bit may be written simultaneously with the p[4:0]_usb2pol bits
6:5	RSVD	R	0	Reserved
				Read only, returns 0 when read
		R/RW	0	Downstream port 4 DM/DP polarity
				This bit controls the polarity of the port.
4	n 4 yah 2n al			0 = USB 2.0 port polarity is as shown in the pinout.
4	p4_usb2pol			1 = USB 2.0 port polarity is swapped from that shown in the pinout (that is, DM becomes DP, and DP becomes DM).
				This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0, the value of this bit reflects the value of the OTP ROM p4_usb2pol bit.
				Downstream port 3 DM/DP polarity
				This bit controls the polarity of the port.
		D/DW	0	0 = USB 2.0 port polarity is as shown in the pinout.
3	p3_usb2pol	R/RW		1 = USB 2.0 port polarity is swapped from that shown in the pinout (that is, DM becomes DP, and DP becomes DM).
				This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0, the value of this bit reflects the value of the OTP ROM p3_usb2pol bit.




### Table 14. USB 2.0 Port Polarity Control Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
				Downstream port 2 DM/DP polarity
				This bit controls the polarity of the port.
		5 (5) 11		0 = USB 2.0 port polarity is as shown in the pinout.
2	p2_usb2pol	R/RW	0	1 = USB 2.0 port polarity is swapped from that shown in the pinout (that is, DM becomes DP, and DP becomes DM).
				This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0, the value of this bit reflects the value of the OTP ROM p2_usb2pol bit.
			0	Downstream port 1 DM/DP polarity
	p1_usb2pol	RRW		This bit controls the polarity of the port.
				0 = USB 2.0 port polarity is as shown in the pinout.
1				1 = USB 2.0 port polarity is swapped from that shown in the pinout (that is, DM becomes DP, and DP becomes DM).
				This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0, the value of this bit reflects the value of the OTP ROM p1_usb2pol bit.
				Upstream port DM/DP polarity
				This bit controls the polarity of the port.
_			_	0 = USB 2.0 port polarity is as shown in the pinout.
0	p0_usb2pol	R/RW	0	1 = USB 2.0 port polarity is swapped from that shown in the pinout (that is, DM
				becomes DP, and DP becomes DM).
				This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0, the value of this bit reflects the value of the OTP ROM p0_usb2pol bit.

## 8.5.13 UUID Byte N Register

Offset = 10h-1Fh

### Figure 14. UUID Byte N Register



## Table 15. UUID Byte N Register Field Descriptions


Bit	Field	Type	Reset	Description
7:0	uuidByte[n]	R	Х	UUID byte N  The UUID returned in the Container ID descriptor. The value of this register is provided by the device and meets the UUID requirements of the Internet Engineering Task Force (IETF) RFC 4122 A UUID URN Namespace.



### 8.5.14 Language ID LSB Register

Offset = 20h, reset = 09h

#### Figure 15. Language ID LSB Register



#### Table 16. Language ID LSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	langldLsb[7:4]	R/RW	0	Language ID least significant byte
3	langldLsb[3]	R/RW	1	This register contains the value returned in the LSB of the LANGID code in string
2:1	langldLsb[2:1]	R/RW	0	index 0. The TUSB4041I-Q1 device only supports one language ID. The default
0	langldLsb[0]	R/RW	1	value of this register is 09h representing the LSB of the LangID 0409h indicating English United States.  When the customStrings bit is set to 1, this field may be overwritten by the
0	langidEsb[0]	R/RW	1	When the customStrings bit is set to 1, this field may be over contents of an attached EEPROM or by an SMBus host.

### 8.5.15 Language ID MSB Register

Offset = 21h, reset = 04h

### Figure 16. Language ID MSB Register



#### Table 17. Language ID MSB Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	langldMsb[7:3]	R/RW	0	Language ID most significant byte
2	langldMsb[2]	R/RW	1	This register contains the value returned in the MSB of the LANGID code in
1:0	langldMsb[1:0]	R/RW	0	string index 0. The TUSB4041I-Q1 device only supports one language ID. The default value of this register is 04h representing the MSB of the LangID 0409h indicating English United States.
	idingidivioo[1.0]		U	When the customStrings bit is set to 1, this field may be overwritten by the contents of an attached EEPROM or by an SMBus host.

### 8.5.16 Serial Number String Length Register

Offset = 22h

### Figure 17. Serial Number String Length Register

7	6	5	4	3	2	1	0
RS	RSVD serNumStringL en[5]		serNumStr	ingLen[4:3]	serNumStringLen[2:0]		
R-	0	R/RW-0	R/R	W-1		R/RW-0	

### Table 18. Serial Number String Length Register Field Descriptions

Bit	Field	Type	Reset	Description
7:6	RSVD	R	0	Reserved Read only, returns 0 when read.




### Table 18. Serial Number String Length Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
5	serNumStringLen[5]	R/RW	0	Serial number string length
4:3	serNumStringLen[4:3]	R/RW	1	The string length in bytes for the serial number string. The default value is
			0	18h indicating that a 24-byte serial number string is supported. The maximum string length is 32 bytes.
2:0	serNumStringLen[2:0]	R/RW		When the customSernum bit is set to 1, this field may be overwritten by the contents of an attached EEPROM or by an SMBus host.
				When the field is non-zero, a serial number string of serNumbStringLen bytes is returned at string index 1 from the data contained in the Serial Number String registers.

### 8.5.17 Manufacturer String Length Register

Offset = 23h

### Figure 18. Manufacturer String Length Register



### Table 19. Manufacturer String Length Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RSVD	R	0	Reserved Read only, returns 0 when read
6:0	mfgStringLen	R/RW	0	Manufacturer string length  The string length in bytes for the manufacturer string. The default value is 0, indicating that a manufacturer string is not provided. The maximum string length is 64 bytes.  When the customStrings bit is set to 1, this field may be overwritten by the contents of an attached EEPROM or by an SMBus host.  When the field is non-zero, a manufacturer string of mfgStringLen bytes is returned at string index 3 from the data contained in the Manufacturer String registers.

### 8.5.18 Product String Length Register

Offset = 24h

### Figure 19. Product String Length Register

7	6	5	4	3	2	1	0
RSVD	prodStringLen						
R-0				R/RW-0			

### Table 20. Product String Length Register Field Descriptions


Bit	Field	Type	Reset	Description
7	RSVD	R	0	Reserved Read only, returns 0 when read.
6:0	prodStringLen	R/RW	0	Product string length The string length in bytes for the product string. The default value is 0, indicating that a product string is not provided. The maximum string length is 64 bytes. When the customStrings bit is set to 1, this field may be overwritten by the contents of an attached EEPROM or by an SMBus host. When the field is non-zero, a product string of prodStringLen bytes is returned at string index 3 from the data contained in the Product String registers.



### 8.5.19 Serial Number String Registers

Offset = 30h-4Fh

#### Figure 20. Serial Number String Registers




#### **Table 21. Serial Number String Registers Field Descriptions**

Bit	Field	Туре	Reset	Description
7:0	serialNumber[n]	R/RW	X	Serial Number byte N  The serial number returned in the Serial Number string descriptor at string index 1.  The default value of these registers is assigned by TI. When customSernum is 1, these registers may be overwritten by EEPROM contents or by an SMBus host.

### 8.5.20 Manufacturer String Registers

Offset = 50h-8Fh

### Figure 21. Manufacturer String Registers




### **Table 22. Manufacturer String Registers Field Descriptions**

Bit	Field	Type	Reset	Description
7:0	mfgStringByte[n]	R/W	0	Manufacturer string byte N  These registers provide the string values returned for string index 3 when mfgStringLen is greater than 0. The number of bytes returned in the string is equal to mfgStringLen.  The programmed data should be in UNICODE UTF-16LE encodings as defined by the Unicode Standard, Worldwide Character Encoding, Version 5.0.

### 8.5.21 Product String Byte N Register

Offset = 90h-CFh

#### Figure 22. Product String Byte N Register



### Table 23. Product String Byte N Register Field Descriptions


Bit	Field	Type	Reset	Description
7:0	prodStringByte[n]	R/RW	0	Product string byte N  These registers provide the string values returned for string index 2 when prodStringLen is greater than 0. The number of bytes returned in the string is equal to prodStringLen.  The programmed data should be in UNICODE UTF-16LE encodings as defined by the Unicode Standard, Worldwide Character Encoding, Version 5.0.



### 8.5.22 Additional Feature Configuration Register

Offset = F0h

### Figure 23. Additional Feature Configuration Register



## Table 24. Additional Feature Configuration Register Field Descriptions

Bit	Field	Type	Reset	Description
7:5	RSVD	R	0	Reserved Read only, returns 0 when read.
4	RSVD	R/RW	0	Reserved.
3:1	pwronTime	RW	0	Power-on delay time  When OTP ROM pwronTime field is all 0, this field sets the delay time from the removal disable of PWRCTL to the enable of PWRCTL when transitioning battery charging modes. For example, when disabling the power on a transition from a custom charging mode to dedicated charging port mode. The nominal timing is defined as follows:  TPWRON_EN = (pwronTime + 1) x 200 ms (1)
				This field may be overwritten by EEPROM contents or by an SMBus host.
0	RSVD	RW	0	Reserved

### 8.5.23 Device Status and Command Register

Offset = F8h

### Figure 24. Device Status and Command Register



### Table 25. Device Status and Command Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RSVD	R	0	Reserved Read only, returns 0 when read
6	smbusRst	W1S	0	SMBus interface reset This bit loads the registers back to their GRSTz values. This bit is set by writing a 1 and is cleared by hardware on completion of the reset. A write of 0 has no effect.
5	cfgActive	W1C	0	Configuration active This bit indicates that configuration of the TUSB4041I-Q1 device is currently active. The bit is set by hardware when the device enters the I <sup>2</sup> C or SMBus mode. The TUSB4041I-Q1 device does not connect on the upstream port while this bit is 1. When in the SMBus mode, this bit must be cleared by the SMBus host to exit the configuration mode and allow the upstream port to connect. The bit is cleared by a writing 1. A write of 0 has no effect.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TUSB4041I-Q1 device is a four-port USB 2.0 hub. The provides USB high-speed and full-speed connections on the upstream port and provides USB high-speed, full-speed, or low-speed connections on the downstream port. The TUSB4041I-Q1 device can be used in any application that requires additional USB-compliant ports. For example, a specific notebook may only have two downstream USB ports. By using the TUSB4041I-Q1 device, the notebook can increase the downstream port count to five.

#### 9.2 Typical Application

A common application for the TUSB4041I-Q1 device is as a self-powered standalone USB-hub product. The product is powered by an external 5-V DC power adapter. In this application, using a USB cable, the upstream port of the TUSB4041I-Q1 device is plugged into a USB host controller. The downstream ports of the TUSB4041I-Q1 device are exposed to users for connecting USB hard drives, cameras, flash drives, and so forth.




Figure 25. Discrete USB Hub Product

### **Typical Application (continued)**

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 26.

**Table 26. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
V <sub>DD</sub> supply	1.1 V
VDD33 supply	3.3 V
Upstream port USB support (HS, FS)	HS, FS
Downstream port 1 USB support (HS, FS, LS)	HS, FS, LS
Downstream port 2 USB support (HS, FS, LS)	HS, FS, LS
Downstream port 3 USB support (HS, FS, LS)	HS, FS, LS
Downstream port 4 USB support (HS, FS, LS)	HS, FS, LS
Number of removable downstream ports	4
Number of non-removable downstream ports	0
Full power management of downstream ports	Yes (FULLPWRMGMTZ = 0)
Individual control of downstream port power switch	Yes (GANGED = 0)
Power switch enable polarity	Active high (PWRCTL_POL = 1)
Battery charge support for downstream port 1	Yes
Battery charge support for downstream port 2	Yes
Battery charge support for downstream port 3	Yes
Battery charge support for downstream port 4	Yes
I <sup>2</sup> C EEPROM support	No
24-MHz clock source	Crystal

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Upstream Port Implementation




Figure 26. Upstream Port Implementation

The upstream of the TUSB4041I-Q1 device is connected to a USB2 Type B connector. This particular example has GANGED pin and FULLPWRMGMTZ pin pulled low, which results in individual power support each downstream port. The VBUS signal from the USB2 Type B connector is feed through a voltage divider. The purpose of the voltage divider is to make sure the level meets USB\_VBUS input requirements



#### 9.2.2.2 Downstream Port 1 Implementation




Figure 27. Downstream Port 1 Implementation

The downstream port 1 of the TUSB4041I-Q1 device is connected to a USB2 type A connector. With BATEN1 pin pulled up, battery charge support is enabled for Port 1. If battery charge support is not needed, then uninstall the pullup resistor on BATEN1.

### 9.2.2.3 Downstream Port 2 Implementation




Figure 28. Downstream Port 2 Implementation

The downstream port 2 of the TUSB4041I-Q1 device is connected to a USB2 type A connector. With BATEN2 pin pulled up, battery charge support is enabled for port 2. If battery charge support is not needed, then uninstall the pullup resistor on BATEN2.

#### 9.2.2.4 Downstream Port 3 Implementation




Figure 29. Downstream Port 3 Implementation

The downstream port3 of the TUSB4041I-Q1 device is connected to a USB2 type A connector. With BATEN3 pin pulled up, battery charge support is enabled for port 3. If battery charge support is not needed, then uninstall the pullup resistor on BATEN3.

### 9.2.2.5 Downstream Port 4 Implementation





Figure 30. Downstream Port 4 Implementation

The downstream port 4 of the TUSB4041I-Q1 device is connected to a USB2 Type A connector. With BATEN4 pin pulled up, Battery Charge support is enabled for Port 4. If Battery Charge support is not needed, then uninstall the pullup resistor on BATEN4.



#### 9.2.2.6 VBUS Power Switch Implementation






Figure 31. VBUS Power Switch Implementation

This particular example uses TI's TPS2561 dual-channel precision adjustable current-limited power switch. For details on this power switch or other power switches available from TI, refer to www.ti.com.



#### 9.2.2.7 Clock, Reset, and Miscellaneous

The PWRCTL\_POL is left unconnected which results in active-high power enable (PWRCTL1, PWRCTL2, PWRCTL3, and PWRCTL4) for a USB VBUS power switch. The 1-µF capacitor on the GRSTN pin can only be used if the VDD11 supply is stable before the VDD33 supply. Depending on the supply ramp of the two supplies, the user may need to adjust the capacitor.




Figure 32. Clock, Reset, and Miscellaneous

#### 9.2.2.8 TUSB4041I-Q1 Power Implementation





Figure 33. TUSB4041I-Q1 Power Implementation



### 9.2.3 Application Curves





### 10 Power Supply Recommendations

#### 10.1 TUSB4041I-Q1 Power Supply

The user should implement  $V_{DD}$  as a single power plane, as well as  $V_{DD33}$ .

- The V<sub>DD</sub> pins of the TUSB4041I-Q1 supply 1.1-V (nominal) power to the core of the TUSB4041I-Q1 device. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The DC resistance of the ferrite bead on the core power rail can affect the voltage provided to the device because of the high current draw on the power rail. The user may need to adjust the output of the core voltage regulator to account for this, or select a ferrite bead with low DC resistance (less than 0.05 Ω).
- The V<sub>DD33</sub> pins of the TUSB4041I-Q1 device supply 3.3-V power rail to the I/O of the TUSB4041I-Q1 device. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- All power rails require a 10-μF capacitor or 1-μF capacitors for stability and noise immunity. These bulk capacitors can be placed anywhere on the power rail. Place the smaller decoupling capacitors as close to the TUSB4041I-Q1 power pins as possible with an optimal grouping of two capacitors of differing values per pin.

#### 10.2 Downstream Port Power

- A source capable of supplying 5 V and up to 500 mA per port must supply the downstream port power, VBUS. The TUSB4041I-Q1 signals can control the downstream port power switches. Leaving the downstream port power as always enabled is also possible.
- The VBUS of each downstream port requires a large-bulk low-ESR capacitor of 22 μF or larger to limit in-rush current.
- TI recommends the ferrite beads on the VBUS pins of the downstream USB port connections for both ESD and EMI reasons. A 0.1-µF capacitor on the USB connector side of the ferrite provides a low-impedance path to ground for fast rise time ESD current that might have coupled onto the VBUS trace from the cable.

#### 10.3 Ground

TI recommends to use only one board ground plane in the design which provides the best image plane for signal traces running above the plane. Connect the thermal pad of the TUSB4041I-Q1 and any of the voltage regulators to this plane with vias. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.



### 11 Layout

#### 11.1 Layout Guidelines

Use the layout guidelines listed in this section for proper PCB layout design.

#### 11.1.1 Placement

- Place a 9.53-kΩ ±1% resistor connected to pin USB\_R1 as close as possible to the TUSB4041I-Q1 device.
- Place a 0.1-μF capacitor as close as possible on each V<sub>DD</sub> and VDD33 power pin.
- The ESD and EMI protection devices (if used) should also be placed as close as possible to the USB connector.
- If a crystal is used, it must be placed as close as possible to the XI and XO pins of the TUSB4041I-Q1 device.
- Place voltage regulators as far away as possible from the TUSB4041I-Q1 device, the crystal, and the differential pairs.
- In general, the user should place the large bulk capacitors associated with each power rail as close as possible to the voltage regulators.

#### 11.1.2 Package Specific

- The TUSB4041I-Q1 device package has a 0.5-mm pin pitch.
- The TUSB4041I-Q1 device package has a 4.64-mm × 4.64-mm thermal pad. This thermal pad must be connected to ground through a system of vias.
- Solder mask all vias under device, except for those connected to the thermal pad, to avoid any potential issues with thermal pad layouts.

#### 11.1.3 Differential Pairs

This section describes the layout recommendations for all the TUSB4041I-Q1 device differential pairs: USB\_DP\_XX, USB\_DM\_XX.

- The differential pairs must be designed with a differential impedance of 90  $\Omega$  ± 10%.
- To minimize crosstalk, TI recommends to keep high-speed signals away from each other. Each pair should be separated by at least 5 times the signal trace width. Separating with ground as depicted in the layout example also helps minimize crosstalk.
- Route all differential pairs on the same layer adjacent to a solid ground plane.
- Do not route differential pairs over any plane split.
- Adding test points causes impedance discontinuity and therefore negatively impacts signal performance. If test points are used, place them in series and symmetrically. Do not place them in a manner that causes stub on the differential pair.
- Avoid 90° turns in trace. Keep the use of bends in differential traces to a minimum. When bends are used, the
  number of left and right bends should be as equal as possible and the angle of the bend should be ≥135°.
  This guideline minimizes any length mismatch caused by the bends and therefore minimize the impact bends
  have on EMI.
- Minimize the trace lengths of the differential pair traces. Eight inches is the maximum recommended trace length for USB 2.0 differential pair signals. Longer trace lengths require very careful routing to assure proper signal integrity.
- Match the etch lengths of the differential pair traces (that is DP and DM). The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
- Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure
  that the same via type and placement are used for both signals in a pair. Place any vias used as close as
  possible to the TUSB4041I-Q1 device.
- To ease routing of the USB 2.0 DP and DM pair, the polarity of these pins can be swapped. If this is done, set the appropriate Px\_usb2pol register, where x = 0, 1, 2, 3, or 4.
- Do not place power fuses across the differential pair traces.

### 11.2 Layout Example




Figure 39. Example Routing of Upstream Port



Figure 40. Example Routing of Downstream Port

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



### 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Selection and Specification of Crystals for Texas Instruments USB 2.0 Devices, SLLA122
- TPS2561 Dual-Channel Precision Adjustable Current-limited Power Switches, SLVS930
- TUSB4041PAP Evaluation Module, SLLU227

#### 12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB4041IPAPQ1	ACTIVE	HTQFP	PAP	64	160	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB4041I Q1	Samples
TUSB4041IPAPRQ1	ACTIVE	HTQFP	PAP	64	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TUSB4041I Q1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF TUSB4041I-Q1:

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 10-Aug-2018

### TAPE AND REEL INFORMATION





A0	
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB4041IPAPRQ1	HTQFP	PAP	64	1000	330.0	24.4	13.0	13.0	1.5	16.0	24.0	Q2

www.ti.com 10-Aug-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB4041IPAPRQ1	HTQFP	PAP	64	1000	367.0	367.0	55.0

10 x 10, 0.5 mm pitch


QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PAP (S-PQFP-G64)

## PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.




PowerPAD™ PLASTIC QUAD FLATPACK

#### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: A. All linear dimensions are in millimeters

A: Tie strap features may not be present.





#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated